
# Conducting-Interlayer SiO<sub>x</sub> Memory Devices on Rigid and Flexible Substrates

Gunuk Wang,<sup>†,‡</sup> Abdul-Rahman O. Raji,<sup>†</sup> Jae-Hwang Lee,<sup>§</sup> and James M. Tour<sup>†,‡,§,⊥,\*</sup>

<sup>†</sup>Department of Chemistry, <sup>‡</sup>Smalley Institute for Nanoscale Science and Technology, <sup>§</sup>Department of Mechanical Engineering and Materials Science, and <sup>⊥</sup>Department of Computer Science, Rice University, 6100 Main Street, Houston, Texas 77005, United States

**ABSTRACT** SiO<sub>x</sub> memory devices that offer significant improvement in switching performance were fabricated at room temperature with conducting interlayers such as Pd, Ti, carbon, or multilayer graphene. In particular, the Pd-interlayer SiO<sub>x</sub> memory devices exhibited improvements in lowering the electroforming voltages and threshold voltages as the number of inserted Pd layers was increased, as compared to a pure SiO<sub>x</sub> memory structure. In addition, we demonstrated that the Pd-interlayer SiO<sub>x</sub> junction fabricated on a flexible substrate maintained low electroforming voltage and



mechanically stable switching properties. From these observations, a possible switching mechanism is discussed based on the formation of individual conducting paths at the weakest edge regions of each  $SiO_x$  film, where the normalized bond-breaking probability of  $SiO_x$  is influenced by the voltage and the thickness of  $SiO_x$ . This fabrication approach offers a useful structural platform for next-generation memory applications for enhancement of the switching properties while maintaining a low-temperature fabrication method that is even amenable with flexible substrates.

**KEYWORDS:** SiO<sub>x</sub> · nonvolatile memory · RRAM · electroforming · flexible memory · conducting-interlayer SiO<sub>x</sub> memory

wo-terminal resistive random access memory (RRAM) has been highlighted for the development of nextgeneration nonvolatile memory because of its excellent scalability within a simple structure, high switching speed, low programming energy per bit, and high endurance.<sup>1-5</sup> A wide variety of materials exhibiting resistive switching behavior such as metal oxides,<sup>6–10</sup> silicon oxide,<sup>11–14</sup> amorphous Si,<sup>15,16</sup> organic materials,<sup>17–19</sup> and nanocomposites<sup>20</sup> have been investigated as candidates for inclusion in future memory devices. In addition, various mechanisms have been suggested to better understand the switching behaviors.<sup>21–26</sup> For example, in many oxide-based RRAMs, it is thought that the switching behavior is mainly attributed to the formation and rupture of nanoscale conductive filaments within the insulating oxide medium, with two representative switching modes (unipolar and bipolar), based on the applied voltage and its polarity.<sup>22-27</sup> The nanoscale conductive path offers the possibility of scaling the memory cell substantially beyond that attainable by scaling of traditional complementary metal oxide semiconductor (CMOS) memories.<sup>26,27</sup>

In order to initially activate the pristine resistive memory into the switching states, the memory cell requires high voltage stress for the formation of the localized semipermanent conducting path (or filament) at the edge (or inside) of the insulating medium, which is generally referred to as the electroforming process.<sup>26-30</sup> The required high voltage for the forming process, however, could cause permanent damage to the oxide-based memory material itself, which would limit the switching performance and the device yield suitable for future memory applications.<sup>26,31,32</sup> In addition, the electroforming process could restrict the integration potential for advanced crossbar architectures such as one diode-one resistor (1D-1R) and one selector-one resistor (1S-1R) designs because the high voltage could adversely affect the electrical properties of the oxide-based diode and the selector as well as even a Si diode.<sup>31-34</sup>

To reduce the electroforming voltage ( $V_{\text{forming}}$ ) of metal oxide memory while enhancing the switching performances, various methods have been developed.<sup>11,22,23,30,31,35,36</sup> However, many methods commonly involve

\* Address correspondence to tour@rice.edu.

Received for review October 7, 2013 and accepted January 14, 2014.

Published online January 14, 2014 10.1021/nn4052327

© 2014 American Chemical Society

VOL.8 • NO.2 • 1410-1418 • 2014



high-temperature processes such as deposition<sup>22,35</sup> or thermal annealing treatments<sup>11,23,30,36</sup> that are not easily applied to a stackable integration with a diode or selector on each cell.<sup>6,34,37</sup> High-temperature processes can degrade the electrical properties of previously deposited diode, selector, or memory layers and also result in higher fabrication cost due to the increased thermal budget.<sup>6,34,37</sup> Furthermore, hightemperature processes are not appropriate for memory applications on flexible substrates due to the thermal instability of those platforms.<sup>38–40</sup> Therefore, in order to meet these desirable requirements for future two-terminal RRAM, it is necessary to find (a) a new approach for the enhancement of the switching properties and (b) a low-temperature fabrication method that does not degrade the switching performances.

We have previously demonstrated a unipolar resistive SiO<sub>x</sub> (1  $\leq$  x < 2) memory device and a highly integrated crossbar structure for 1D-1R devices.<sup>11,12,14,26</sup> However, without high-temperature annealing treatment, every cell on the device required  $V_{\text{forming}}$  to be >20 V for the initial switching activation. In this report, we demonstrate a simple approach to remedy the need for high V<sub>forming</sub> by fabricating SiO<sub>x</sub> memory devices using a conducting interlayer such as Pd, Ti, carbon, or multilayer graphene (MLG) inside the SiO<sub>x</sub>, and the interlayer material was deposited at room temperature. The switching properties of the conducting-interlayer SiO<sub>x</sub> memory were statistically investigated and improved. Of the interlayer materials tested, the Pd-interlayer SiO<sub>x</sub> memory devices had the best performance, demonstrating improvements in V<sub>forming</sub>, threshold voltages  $(V_{tb})$ , and switching speed as compared to the pure SiO<sub>x</sub> memory. This was achieved without degradation of ON-OFF ratios or stability. In addition, we demonstrated that the Pd-interlayer SiO<sub>x</sub> memory can be fabricated on flexible substrates with low V<sub>forming</sub>, and they can operate under mechanical stress with consistent switching properties. We developed a comprehensive explanation for the reduction of  $V_{\text{forming}}$  with a conducting-interlayer SiO<sub>x</sub> memory system based on the normalized bond-breaking probability of SiO<sub>v</sub> according to the applied voltage and the thickness of SiOx. This study will lead to further developments in the practical integration of  $SiO_x$  and other oxide-based memories in terms of the enhancement of the switching performances and the low-temperature fabrication method.

# **RESULTS AND DISCUSSION**

Figure 1a,b is a schematic diagram of the  $SiO_x$  memory cell with different conducting inserted layers (IL) such as Pd, Ti, carbon, or MLG. Similar approaches using the insertion of an oxidizable metal layer (Cu) in  $ZrO_2$  resistive memories have been reported.<sup>41,42</sup> However, to our knowledge the use of conducting interlayers has never been demonstrated in  $SiO_x$  memories. In order to fabricate the conducting-interlayer  $SiO_x$ 

memory device, Pt metal (20 nm) was used as a bottom electrode by sputter deposition on a p-type (100) Si wafer (1.5 cm  $\times$  1.5 cm) covered with thermally grown 300-nm-thick SiO<sub>2</sub>. Then, photoresist was spin-coated on the samples, and circular memory elements were patterned using typical UV-mask photolithography. The Pd-interlayer SiO<sub>x</sub> memory cell was formed from the deposition and liftoff of Pd (40 nm)/SiO<sub>x</sub> (30 nm)/Pd  $(5 \text{ nm})/\text{SiO}_x$  (30 nm) on the Pt/SiO<sub>2</sub>/Si substrate using e-beam evaporation. All fabrication processes were performed at room temperature (300 K). Figure 1c shows a scanning electron microscope (SEM) image of the Pd-interlayer SiO<sub>x</sub> memory with an enlarged SEM image inset. The junction radii in this study are 25 and 50  $\mu$ m. We also fabricated SiO<sub>x</sub> memory with different numbers of the inserted Pd interlayers, as shown in Figure 1d. From the cross-sectional SEM image shown in Figure 1d, the Pd-interlayer SiO<sub>x</sub> memory was successfully fabricated with minimal migration of Pd metal atoms into the active  $SiO_x$  memory layers. Additional details on the fabrication process for other conductinginterlayer SiO<sub>x</sub> memory devices are provided in the Supporting Information (Figures S1 and S2 and Materials and Methods section). All electrical characterizations were performed under vacuum ( $\sim 10^{-5}$  Torr) using Agilent 4155C and B1500 semiconductor parameter analyzers equipped with a pulse generator.

Typically, the electroforming process for SiO<sub>x</sub> memory can be achieved by voltage sweeps to a certain high value where the conductance suddenly increases, which is referred to as the  $V_{\text{forming}}$ .<sup>11,26</sup> The voltages for the increase in conductance and the current fluctuation gradually moved to the lower voltage region in the subsequent voltage sweeps. Finally, reproducible switching I-V behaviors were revealed (Figure S3). There is no noticeable size-dependent electrical behavior due to the switching behavior being by a conducting nanofilament at a sub-5-nm scale (Figure S4).<sup>26</sup> It has previously been demonstrated that the electroforming process in SiO<sub>x</sub> memory involves the local enrichment of Si nanocrystals (NCs) from the SiO<sub>x</sub> matrix at the edge of the junction.<sup>11,26</sup> The conducting path is formed by conducting phase Si NCs, and the switching is controlled by the transition between the conducting Si NCs and an amorphous Si form, with the set and reset processes driven by an electric field and Joule heating, respectively.<sup>26</sup>

We fabricated and characterized a large number of Pd-interlayer SiO<sub>x</sub> memory devices (203 devices in total) to statistically analyze their electronic switching properties (Figure 2). The switching properties for other conducting (Ti, carbon, or MLG)-interlayer SiO<sub>x</sub> memories are provided in the Supporting Information (Figures S5–S7). At the outset of this study, we expected that the different work functions of the conducting-interlayers (Pd  $\cong$  5.22 to 5.6, C  $\cong$  5, MLG  $\cong$  4.33 eV) would affect the switching properties

VOL. 8 • NO. 2 • 1410-1418 • 2014






Figure 1. (a) Schematic illustration of the cells in the conducting-interlayer SiO<sub>x</sub> memory device. (b) Four types of inserted conducting layers were used: Pd, Ti, carbon, and multilayer graphene (MLG). (c) SEM image of the Pd-interlayer SiO<sub>x</sub> memory devices. The radius of the devices is 50  $\mu$ m. The inset shows a junction cell. (d) Cross-sectional SEM image of the Pd-interlayer SiO<sub>x</sub> memory devices with the schematic images for different numbers of Pd interlayers.

of SiO<sub>x</sub> due to the different band alignment with the conducting Si-filament in the SiO<sub>x</sub> layer. However, we found that the electrical switching performance was more significantly affected by the voltage stability or the oxidation of the conducting material and by the fabrication procedure. For example, in the case of Ti-interlayer SiO<sub>x</sub> devices, most of them do not show the electroforming process even though a high voltage  $(\sim 20 \text{ V})$  was repeatedly applied. This might be due to the oxidation of Ti at the edge of the junction, resulting in an additional insulating barrier (Figure S5). In contrast, many MLG-interlayer SiO<sub>x</sub> devices show electrical shorts after a few voltage sweeps, a process referred to as hard breakdown, due to the prerequisite annealing process involved in its fabrication (Figures S2 and S6). In case of the carbon-interlayer  $SiO_{y}$ , it shows a large fluctuation in endurance behavior because the carbon layer could be partially decomposed during the repeated voltage stress due to the weakness of the amorphous layer (Figure S7).

Figure 2a shows the representative initial *I*–*V* curves for different numbers of Pd interlayers during the electroforming process. As shown by the arrows in Figure 2a, the *V*<sub>forming</sub> is significantly decreased when the number of inserted Pd layers was increased. Figure 2b shows the statistical histogram of *V*<sub>forming</sub> for Pd-interlayer SiO<sub>x</sub> memory systems (203 different cells) with the fitting curves by Gaussian functions. The *V*<sub>forming</sub> were found to be  $21.1 \pm 0.8$ ,  $12.1 \pm 3.7$ ,  $8.9 \pm 3.2$ , and 8.3  $\pm$  2.3 V for zero, one, two, and three layers of Pd inside the SiO<sub>x</sub> layer, respectively. The V<sub>forming</sub> and the switching currents ( $I_{ON}$  and  $I_{OFF}$ ) of one-Pd-interlayer SiO<sub>x</sub> memory are similar to the one-Pt-interlayer SiO<sub>x</sub> memory, which means Pd and Pt play a similar role as a conducting interlayer in the SiO<sub>x</sub> layers (Figure S8). We also found that the Pd-interlayer SiO<sub>x</sub> memory shows much lower V<sub>forming</sub> than that of the pure SiO<sub>x</sub> memories though device to device variability increased. The average V<sub>forming</sub> of the three-Pd-interlayer SiO<sub>x</sub> memory devices was lower by >60% as compared to the pure SiO<sub>x</sub> memory devices. This V<sub>forming</sub> is also the lowest value recorded for SiO<sub>x</sub> memory systems made by different fabrication methods or through treatment by thermal annealing.<sup>11,22,35,36</sup>

Furthermore, we observed that the electrical switching properties such as the ON–OFF current level, the threshold voltage for the set process, and the switching speed were impacted by the number of inserted Pd layers, as shown in Figures 2c,d and 3a,b, while the ON–OFF ratio ( $\sim 10^5$ ) remained approximately constant, as shown in Figure 2c,d. The ON–OFF ratio is determined by the growth and shrinkage of the Si NCs in a local region ( $\sim 5$  nm) in the conducting filament by response to different electrical stimuli.<sup>26</sup> Therefore, the ON–OFF ratio for the Pd-interlayer SiO<sub>x</sub> memory can remain almost the same regardless of the number of inserted Pd layers. Figure 2c shows the switching I-Vcurves of the Pd-interlayer SiO<sub>x</sub> memory devices based

VOL.8 • NO.2 • 1410-1418 • 2014 A

www.acsnano.org




Figure 2. (a) I-V curves for different numbers of Pd-interlayer SiO<sub>x</sub> memory devices during the initial electroforming process. (b) Statistical histogram of the  $V_{\text{forming}}$  for 203 different cells with different numbers of Pd-interlayers in the SiO<sub>x</sub> memory devices. The fitting curves were obtained by Gaussian functions. The inset shows the plot of  $V_{\text{forming}}$  as a function of the Pd layers. The error bars in the inset represent the standard deviation across all tested device cells (more than 50 cells for each number of Pd layers). (c) Representative switching I-V characteristics for different numbers of Pd interlayers in SiO<sub>x</sub> memory devices. The red arrows indicate the increase of  $I_{ON}$  and  $I_{OFF}$  and the decrease of  $V_{th}$  when the number of inserted Pd layers was increased. (d) Semilog plots of  $I_{ON}$  and  $I_{OFF}$  for the Pd layers. SiO<sub>x</sub> memory devices vs the different number of Pd layers. The inset shows the  $V_{th}$  according to the different number of Pd layers.

on the different number of Pd layers after the electroforming process. They all show unipolar switching behavior, which can be programmed for the ON and OFF state by applying the same voltage polarity,<sup>4,11</sup> with positive operating read, set, and reset voltages. The unipolar behavior can exclude the switching mechanism by metal ionic motion in the SiO<sub>2</sub> layer.<sup>43</sup> In the I-V curves for the pure SiO<sub>x</sub> memory, the current levels suddenly increase at  $\sim$ 5 V ( $V_{th}$ ) to a low resistance state (LRS) from a high resistance state (HRS), and they then fluctuate above  ${\sim}8$  V. These two voltages can be defined as the set and reset voltages, respectively.<sup>11</sup> The red circles in Figure 2c indicate the ON currents (I<sub>ON</sub>) and OFF currents (I<sub>OFF</sub>) at the read voltage of 1.0 V and the  $V_{\rm th}$  for different numbers of Pd-interlayer SiO<sub>x</sub> memory systems. As shown in Figure 2c,d, the  $I_{ON}$  and  $I_{OFF}$  are increased and the  $V_{th}$  is decreased when the number of inserted Pd layers was increased.

Interestingly, we also observed that the minimum pulse widths for the complete set processes were reduced when the number of inserted Pd layers was increased (100 ns to  $\leq$ 50 ns), as shown in Figure 3a,b and Figure S9. In the pure SiO<sub>x</sub> memory device (Figure 3a), they can be set to different ON states by the different pulse widths of 50 and 100 ns at 4.5 V,

while they all can be reset by a 50 ns pulse at 12 V. When the pulse width for the set process was increased from 50 ns to 100 ns, it can more completely set the device into the LRS due to the larger formation of the conducting filament.<sup>12</sup> We have not observed the 50 ns pulse width for the complete ON state in the pure SiO<sub>x</sub> memory devices.<sup>12</sup> In the three-Pd-interlayer SiO<sub>x</sub> memory device (Figure 3b), however, the minimum pulse widths for complete LRS and HRS were found to be 50 ns at 4.5 V and 50 ns at 10 V, respectively; there were no intermediate ON states. As the pulse width is shortened to tens of nanoseconds, the output signal can be distorted due to the parasitic impedance components of the measurement system (i.e., contact resistance and capacitance of the device) and impedance mismatch.<sup>43,44</sup> Although the output pulse width could not be estimated, it was confirmed that after sub-50 ns of pulse was applied to the Pd-interlayer  $SiO_x$ memory device, the states were completely changed. The pulse widths that we applied are at the resolution limit of the Agilent B1500, and there is no difference in switching speeds between the two-Pd-interlayer SiO<sub>x</sub> and the three-Pd-interlayer SiO<sub>x</sub> memory systems (Figure S9), so there is a chance that the Pd-interlayer SiO<sub>x</sub> memory may operate at even faster switching speeds. But, in order to apply and measure the more

VOL. 8 • NO. 2 • 1410-1418 • 2014

AGNANC www.acsnano.org




Figure 3. (a) Switching speed test for a pure  $SiO_x$  memory device. (b) Switching speed test for a three-Pd-interlayer  $SiO_x$  memory device. The arrows indicate the directions of the ON-state and OFF-state transitions. The rising edge and falling edge of the pulses were 10 ns. (c) Retention test of the selected pure and Pd-interlayer  $SiO_x$  memory devices. (d) Pulse endurance cycles of the selected pure (top) and three-Pd-interlayer (bottom)  $SiO_x$  memory devices.

precise switching pulse, a further detailed study is needed based on test structures designed for a ground—signal—ground measurement environment using an ultra-high-resolution pulse generator, a device that we presently do not possess.

Figure 3c,d show the retention and the pulse endurance cycling results for a pure  $SiO_x$  memory (number of inserted Pd layers = 0) and a Pd-interlayer  $SiO_x$  memory system (number of inserted Pd layers = 3). The switching states of the devices were programmed to be LRS/HRS at a read voltage pulse by applying different voltage pulses for set and reset processes. As shown in Figure 3c, the ON and OFF currents for a pure and a three-Pd-interlayer  $SiO_x$ memory device were individually measured at 1.0 V for 10<sup>4</sup> s with the interval  $\Delta t = 1$  s after being set by 5.0 V and reset by 15 V. They all retain the nondestructive switching state with at least a 10<sup>4</sup> ON/OFF ratio during the 10<sup>4</sup> s even at high-temperature conditions (Figure S10). Furthermore, they show acceptable endurance properties with at least a 10<sup>4</sup> ON/OFF ratio during the 600 cycle programming, as shown in Figure 3d. These results demonstrate the competitive switching stability of the Pd-interlayer SiO<sub>x</sub> memory device. The Pd-interlayer SiO<sub>x</sub> memory can be operated in the bipolar switching mode (Figure S11).

One possible mechanism for our observations is that the inserted Pd layers aid in the formation of the conducting paths at weaker edge regions of each  $SiO_x$ layer, leading to the lower  $V_{\text{forming}}$  than that in a pure

WANG ET AL.

SiO<sub>x</sub> memory. If the conducting paths were individually formed in the weakest regions of the SiO<sub>x</sub> layers and other channels of the SiO<sub>x</sub> layers experienced a hard breakdown after the initial electroforming process, there is a possibility that the switching channels would become more sensitive to the applied voltage and become more conducting. In fact, it was observed that each 30 nm SiO<sub>x</sub> layer in a Pd/SiO<sub>x</sub>-Pt-SiO<sub>x</sub>/Pd memory device can show different breakdown results after the electroforming process. For example, one of the  $SiO_x$ layers experiences a hard breakdown that causes low junction resistance due to an electrical short-circuit formation, but the other  $SiO_x$  layer experiences a soft breakdown that causes switching behavior (Figure S12). The oxide degradation for thinner oxides at relatively lower voltages can be defined as a soft breakdown;45 the soft breakdown conduction is nonohmic and retains insulating properties other than at the conducting Si-filament. Therefore, the inserted conducting Pd layer could lead to lower junction resistance and lower  $V_{\rm th}$  as well as a faster switching speed. Another possible mechanism is that the inserted Pd metal could be slightly diffused at the edge of SiO<sub>x</sub> layers during the electroforming process and could act as an additional conducting component with the Si, leading to lower resistance of the switching channel. However, we have no direct evidence for this conjecture.

The Pd-interlayer  $SiO_x$  memory was also fabricated and characterized on a polyimide (PI) flexible substrate.

VOL.8 • NO.2 • 1410-1418 • 2014 A

www.acsnano.org




Figure 4. (a) I-V characteristics for a one-Pd-interlayer SiO<sub>x</sub> memory before and after bending (100 times) at R = 5 mm. The inset shows the initial I-V curve for the electroforming process. (b) Pulse endurance cycles of the selected one-Pd-interlayer SiO<sub>x</sub> memory device. The top panel shows an example of 1 cycle during the tests. All devices are subjected to similar bending strains, and the measured devices were near the middle of the sample.

The flexible device fabrication was similar to that used for the rigid device since it involves a low-temperature process (Figure S1). Figure 4a shows the switching I-V curves of the one-Pd-interlayer SiO<sub>x</sub> memory devices before bending (defined as the bending radius  $R = \infty$ ) and after repeated bending cycles (100 times) at R = 5 mm. The  $V_{\text{forming}}$  of the flexible device was found to be  $\sim$ 14 V (the inset of Figure 4a), which demonstrates the substrate-independent  $V_{\text{forming}}$ . Also, the switching I-V curve after 100 bending cycles was similar to that of the flexible device in the flat condition. As shown in Figure 4b, the ON/OFF ratios of flexible devices under different bending cycling conditions (i.e., flat and 100 bending cycles) were maintained at  $\sim 10^3$  during 150 pulse cycles. These results show that the Pd-interlayer SiO<sub>x</sub> memory can be fabricated on a flexible substrate at room temperature, and it shows low V<sub>forming</sub> and good switching stability under mechanical bending conditions. This result offers a simple fabrication method for flexible SiO<sub>x</sub> memory devices that have low  $V_{\text{forming}}$  without any significant degradation of the flexible device.

To better understand the physics behind the reduction of  $V_{\text{forming}}$  in the Pd-interlayer SiO<sub>x</sub> memory device, we employed the probability ( $P_{\text{b}}$ ) of the bond breakdown of the dielectric material that accounts for both the temperature and the electric field.<sup>22,32,33,46</sup> The bond-breaking  $P_{\text{b}}$  in the presence of a temperature (T) and an electric field (E) can be expressed as shown in eq 1:

$$P_{\rm b} \propto \exp\left(-\frac{\Delta H}{k_{\rm B}T}\right) \tag{1}$$
$$\Delta H = \Delta H_{\rm o} - p_{\rm o}\left(\frac{2+\varepsilon_{\rm r}}{3}\right)E$$

where  $\Delta H$  is the activation energy for bond breakage,  $\Delta H_{0}$  is the activation energy for bond breakage in the absence of E ( $\Delta H_0 = 1 \text{ eV}$  for SiO<sub>2</sub>),<sup>33,47</sup>  $p_0$  is the dipole moment of molecular bond  $(p_0 = 3.4 \text{ for SiO}_2)$ , <sup>33</sup>  $\varepsilon_r$  is the dielectric constant ( $\varepsilon_r = 3.9$  for SiO<sub>2</sub>),<sup>33</sup> and  $k_B$  is the Boltzmann constant. In fact, the bond breakdown can occur when the  $\Delta H \rightarrow 0$  at a certain electric field  $E = E_{\rm b}$ . For the case of ideal  $SiO_2$ , the  $E_b$  is calculated to be 15 MV/cm.<sup>33</sup> However, in our pure SiO<sub>x</sub> memory junction we have used  $E_{\rm b} = V_{\rm forming}/d$  (d is defined as the thickness of SiO<sub>x</sub>)  $\simeq$  3.52 MV/cm, which is much lower than the theoretical value due to the formation of conducting paths in weak edge regions and the relative strong polarity of  $SiO_x$  due to oxygen vacancies when compared to ideal SiO<sub>2</sub>. Thus, we can assume that the bond-breaking probability  $P_{\rm b}$  is 1 at E = 3.52MV/cm in the case of our SiO<sub>x</sub> material. Based on the normalization of  $P_{\rm b}$  by SiO<sub>x</sub>, the bond-breaking  $P_{\rm b}$  for  $SiO_x$  can be expressed as in eq 2:

$$P_{\rm b(for SiO_x)} = \frac{1}{2.56 \times 10^{-13}} \exp\left(-\frac{\Delta H}{k_{\rm B}T}\right) \qquad (2)$$

where  $2.56 \times 10^{-13}$  is the normalization factor, which corresponds to  $P_{\rm b}$  = 1 at E = 3.52 MV/cm. From eq 2, we calculate  $P_{\rm b}$  for SiO<sub>x</sub> according to the applied voltage, V, and the thickness of  $SiO_x$ , d, at room temperature (300 K), as shown in the contour plot in Figure 5a. In Figure 5a, the diagonal dotted line indicates a  $P_{\rm b} = 1$ , which corresponds to the  $V_{\text{forming}}$  at a given thickness of SiO<sub>x</sub>. The  $V_{\text{forming}}$  for different thicknesses of SiO<sub>x</sub> (30 and 40 nm) was found to be  $\sim$ 10.5 V and  $\sim$ 14.5 V, respectively, which are similar to the estimated values in Figure 5a (Figures S12 and S13). However, at that scale, the  $SiO_x$  devices frequently resulted in a hard breakdown. The 30 nm SiO<sub>x</sub> devices that we fabricated showed 100% electrical shorts after a few voltage sweeps (Figure S15). We speculate that this might be due to the relatively short conducting path that has little chance to change the Si NCs into amorphous Si due to its low resistance. It is also unlikely that there is

VOL.8 • NO.2 • 1410-1418 • 2014

A

www.acsnano.org




Figure 5. (a) Contour plots of the calculated data of normalized bond-breaking probability  $P_b$  as a function of the thickness of SiO<sub>x</sub> under applied voltages. The dotted  $V_{\text{Forming}}$  line corresponds to  $P_b = 1$ . The inset shows the  $P_b - V$  curve for a pure SiO<sub>x</sub> memory device. (b) Plot of experimental and calculated  $V_{\text{Forming}}$  as a function of the number of Pd layers. The inset shows the  $P_b - V$  curves for zero, one, two, and three Pd interlayers in the SiO<sub>x</sub> memory devices.

further aggregation of the Si NCs in the path after repeated voltage sweeps. Therefore, the conductinginterlayer SiO<sub>x</sub> memory system can be distinguished from just reducing the SiO<sub>x</sub> thickness in terms of the stable switching performance, even though they have similar  $V_{\text{forming}}$ .

In order to estimate the  $V_{\text{forming}}$  for the Pd-interlayer SiO<sub>x</sub> memory device, we assumed that the conducting paths at each SiO<sub>x</sub> layer are not produced at the same time. In other words, one of the conducting paths that is located on the top or bottom SiO<sub>x</sub> layer was completely formed prior to other paths, which is dependent on the bias polarity of the initial electroforming process. It was previously reported that the conductive nanofilament in metal oxide and SiO<sub>x</sub> films generates excesses of vacancies near the anode during the electroforming process.<sup>48,49</sup> From this assumption, the bond-breaking probability  $P_{\rm b}$  for Pd-interlayer SiO<sub>x</sub> can be expressed based on the multiplication of individual  $P_{\rm b}$  for each SiO<sub>x</sub> intermediate layer as in eq 3:

$$P_{b(\text{for Pd-interlayer SiO}_{x})} = \prod_{1}^{n} P_{b}^{n}$$

$$= \prod_{1}^{n} \frac{1}{2.56 \times 10^{-13}} \exp\left(-\frac{\Delta H^{n}}{k_{B}T}\right)$$
(3)

where *n* is the number of SiO<sub>x</sub> layers in a junction. The degrees of weaknesses in SiO<sub>x</sub> are not considered in this equation. The inset in Figure 5b shows the  $P_{\rm b}$  for Pd-interlayer SiO<sub>x</sub> memory devices, which can indicate

the  $V_{\text{forming}}$  corresponding to each  $P_{\text{b}} = 1$ . Figure 5b shows the experimental and the calculated  $V_{\text{forming}}$  for Pd-interlayer SiO<sub>x</sub> memory devices according to the number of inserted Pd layers, which are in good agreement. They both show a similar trend; the difference of  $V_{\text{forming}}$  in the different number of Pd-interlayer SiO<sub>x</sub> memory devices becomes close when the number of inserted Pd layers was increased.

#### CONCLUSIONS

In summary, we report the fabrication of conducting-interlayer SiO<sub>x</sub> nonvolatile memory devices using Pd, Ti, carbon, or MLG at room temperature. When compared to a pure  $SiO_x$  memory device, the Pd-interlayer SiO<sub>x</sub> memory device was shown to provide performance advantages including low  $V_{\rm forming}$  (~8.3 V), low  $V_{\rm th}$ ( $\sim$ 3.7 V), and fast switching speed ( $\leq$ 50 ns) for complete set processes, while maintaining the ON-OFF ratio and endurance of pure SiO<sub>x</sub> memories. In addition, we have demonstrated that the Pd-interlayer  $SiO_x$  flexible memory device also shows low  $V_{forming}$ and stable switching even after 100 bending cycles. The reduction of the  $V_{\text{forming}}$  in the Pd-interlayer SiO<sub>x</sub> memory junction is well-explained by the normalized bond-breaking probability when considering the applied voltage and the thickness of the SiO<sub>x</sub> layer. The Pd-interlayer SiO<sub>x</sub> memory system has promise to satisfy the prerequisite conditions for future nonvolatile memory applications in terms of the enhancement of the switching properties and low-temperature fabrication accessibility.

# MATERIALS AND METHODS.

Pd-, Ti-, or Carbon-Interlayer Si0<sub>x</sub> Memory Device. The memory cells are fabricated on p-type (100) Si wafers (1.5 cm  $\times$  1.5 cm) covered with thermally grown 300-nm-thick SiO<sub>2</sub> and on a 150-µm-thick polyimide plastic substrate (McMaster-CARR). There are no significant differences between the fabrication processes for the rigid and flexible SiO<sub>x</sub> memory due to

WANG ET AL.

the low-temperature process. First, a Pt (20 nm) bottom electrode was deposited on the substrate by sputtering after a typical cleaning process with acetone, isopropyl alcohol, and deionized water by ultrasonication for 3 min. Then, photoresist (MICROPOSIT S1813) was spin-coated on the samples, and patterning was done using a positive photomask for making the cells. The radii of the cells were 25 and 50  $\mu$ m. The active



memory materials were then fabricated on top of the Pt bottom electrode by depositing patterned Pd (40 nm)/SiO<sub>x</sub> (30 nm)/Pd (or Ti) (5 nm)/SiO<sub>x</sub> (30 nm) by electron beam evaporation at a pressure of ~10<sup>-6</sup> Torr and a deposition rate of ~0.5 to 1.0 Å/s at room temperature. The carbon (5 nm) interlayer was deposited by sputtering. After the liftoff process to remove the nonactive regions, the memory cell was formed (Figure S1a-c).

**MLG-Interlayer Si0<sub>x</sub> Memory Device.** We prepared multilayer graphene films by chemical vapor deposition using H<sub>2</sub> and CH<sub>4</sub> at 1000 °C,<sup>50,51</sup> as shown in the SEM and TEM images for MLG (Figures S2d,e). After the deposition of SiO<sub>x</sub>(30 nm)/Pt (20 nm) on the substrate, the MLG was transferred to the sample (Figure S2a). The samples were then thermally annealed in a furnace at 350 °C under Ar (500 sccm) and H<sub>2</sub> (50 sccm) for 20 min at a pressure of ~8 Torr in order to make good adhesion between the MLG and the first layer of SiO<sub>x</sub>. The annealing process could affect the electroforming process.<sup>23,32</sup> After making the pattern on top of the MLG by photolithography, the Pd (40 nm)/SiO<sub>x</sub> (30 nm) was deposited on the top of the MLG by electron beam evaporation. After the liftoff process for removing the nonactive region, a reactive-ion etching process was performed to remove the exposed MLG/SiO<sub>x</sub> layer (Figure S2b,c).

Conflict of Interest: The authors declare the following competing financial interest(s): Rice University owns several patents and patent applications for SiO<sub>x</sub> memories.

*Acknowledgment*. This work was funded by the AFOSR (FA9550-12-1-0035). We thank Adam C. Lauchner, Dr. Jian Lin, Dr. Myung Jong Kim, and Prof. Douglas Natalson for the discussion of our manuscript.

*Supporting Information Available:* Additional methods and figures. This material is available free of charge *via* the Internet at http://pubs.acs.org.

# **REFERENCES AND NOTES**

- Waser, R.; Aono, M. Nanoionics-Based Resistive Switching Memories. Nat. Mater. 2007, 6, 833–840.
- Strukov, D. B.; Snider, G. S.; Stewart, D. R.; Williams, R. S. The Missing Memristor Found. *Nature* 2008, 453, 80–83.
- Burr, G. W.; Kurdi, B. N.; Scott, J. C.; Lam, C. H.; Gopalakrishnan, K.; Shenoy, R. S. Overview of Candidate Device Technologies for Storage-Class Memory. *IBM J. Res. Dev.* 2008, *52*, 449–464.
- Sawa, A. Resistive Switching in Transition Metal Oxides. Mater. Today 2008, 11, 28–36.
- Doo Seok, J.; Reji, T.; Katiyar, R. S.; Scott, J. F.; Kohlstedt, H.; Petraru, A.; Cheol Seong, H. Emerging Memories: Resistive Switching Mechanisms and Current Status. *Rep. Prog. Phys.* 2012, *75*, 076502.
- Lee, M.-J.; Lee, C. B.; Lee, D.; Lee, S. R.; Chang, M.; Hur, J. H.; Kim, Y.-B.; Kim, C.-J.; Seo, D. H.; Seo, S.; *et al.* A Fast, High-Endurance and Scalable Non-Volatile Memory Device Made from Asymmetric Ta<sub>2</sub>O<sub>5-x</sub>/TaO<sub>2-x</sub> Bilayer Structures. *Nat. Mater.* **2011**, *10*, 625–630.
- Seo, J. W.; Baik, S. J.; Kang, S. J.; Hong, Y. H.; Yang, J. H.; Lim, K. S. A ZnO Cross-Bar Array Resistive Random Access Memory Stacked with Heterostructure Diodes for Eliminating the Sneak Current Effect. *Appl. Phy. Lett.* **2011**, *98*, 233505–3.
- Lee, W.; Park, J.; Kim, S.; Woo, J.; Shin, J.; Choi, G.; Park, S.; Lee, D.; Cha, E.; Lee, B. H.; *et al.* High Current Density and Nonlinearity Combination of Selection Device On the basis of TaO<sub>x</sub>/TiO<sub>2</sub>/TaO<sub>x</sub> Structure for One Selector–One Resistor Arrays. *ACS Nano* **2012**, *6*, 8166–8172.
- Tsai, C.-L.; Xiong, F.; Pop, E.; Shim, M. Resistive Random Access Memory Enabled by Carbon Nanotube Crossbar Electrodes. ACS Nano 2013, 7, 5360–5366.
- Yang, Y.; Choi, S.; Lu, W. Oxide Heterostructure Resistive Memory. Nano Lett. 2013, 13, 2908–2915.
- Yao, J.; Sun, Z.; Zhong, L.; Natelson, D.; Tour, J. M. Resistive Switches and Memories from Silicon Oxide. *Nano Lett.* 2010, *10*, 4105–4110.

- Yao, J.; Lin, J.; Dai, Y.; Ruan, G.; Yan, Z.; Li, L.; Zhong, L.; Natelson, D.; Tour, J. M. Highly Transparent Nonvolatile Resistive Memory Devices from Silicon Oxide and Graphene. *Nat. Commun.* **2012**, *3*, 1101.
- Cavallini, M.; Hemmatian, Z.; Riminucci, A.; Prezioso, M.; Morandi, V.; Murgia, M. Regenerable Resistive Switching in Silicon Oxide Based Nanojunctions. *Adv. Mater.* 2012, 24, 1197–1201.
- Wang, G.; Lauchner, A. C.; Lin, J.; Natelson, D.; Palem, K. V.; Tour, J. M. High-Performance and Low-Power Rewritable SiO<sub>x</sub> 1 kbit One Diode–One Resistor Crossbar Memory Array. *Adv. Mater.* **2013**, 10.1002/adma.201302047.
- Jo, S. H.; Kim, K.-H.; Lu, W. High-Density Crossbar Arrays Based on a Si Memristive System. *Nano Lett.* 2009, *9*, 870–874.
- Kim, K.-H.; Jo, S. H.; Gaba, S.; Lu, W. Nanoscale Resistive Memory with Intrinsic Diode Characteristics and Long Endurance. *Appl. Phys. Lett.* **2010**, *96*, 053106–3.
- Lee, T.; Chen, Y. Organic Resistive Nonvolatile Memory Materials. MRS Bull. 2012, 37, 144–149.
- Cho, B.; Song, S.; Ji, Y.; Kim, T.-W.; Lee, T. Organic Resistive Memory Devices: Performance Enhancement, Integration, and Advanced Architectures. *Adv. Funct. Mater.* 2011, *21*, 2806–2829.
- Kim, T.-W.; Zeigler, D. F.; Acton, O.; Yip, H.-L.; Ma, H.; Jen, A. K. Y. All-Organic Photopatterned One Diode-One Resistor Cell Array for Advanced Organic Nonvolatile Memory Applications. *Adv. Mater.* 2012, *24*, 828–833.
- Kim, T. W.; Yang, Y.; Li, F.; Kwan, W. L. Electrical Memory Devices Based on Inorganic/Organic Nanocomposites. NPG Asia Mater. 2012, 4, e18.
- Liu, Q.; Sun, J.; Lv, H.; Long, S.; Yin, K.; Wan, N.; Li, Y.; Sun, L.; Liu, M. Real-Time Observation on Dynamic Growth/ Dissolution of Conductive Filaments in Oxide-Electrolyte-Based ReRAM. *Adv. Mater.* **2012**, *24*, 1844–1849.
- Wang, Y.; Qian, X.; Chen, K.; Fang, Z.; Li, W.; Xu, J. Resistive Switching Mechanism in Silicon Highly Rich SiO<sub>x</sub> (x < 0.75) Films Based on Silicon Dangling Bonds Percolation Model. *Appl. Phys. Lett.* **2013**, *102*, 042103–5.
- Bersuker, G.; Gilmer, D. C.; Veksler, D.; Kirsch, P.; Vandelli, L.; Padovani, A.; Larcher, L.; McKenna, K.; Shluger, A.; Iglesias, V.; et al. Metal Oxide Resistive Memory Switching Mechanism Based on Conductive Filament Properties. J. Appl. Phys. 2011, 110, 124518–12.
- lelmini, D.; Nardi, F.; Cagli, C. Physical Models of Size-Dependent Nanofilament Formation and Rupture in NiO Resistive Switching Memories. *Nanotechnology* **2011**, *22*, 254022.
- Yang, Y.; Gao, P.; Gaba, S.; Chang, T.; Pan, X.; Lu, W. Observation of Conducting Filament Growth in Nanoscale Resistive Memories. *Nat. Commun.* **2012**, *3*, 732.
- Yao, J.; Zhong, L.; Natelson, D.; Tour, J. M. *In Situ* Imaging of the Conducting Filament in a Silicon Oxide Resistive Switch. *Sci. Rep.* 2012, *2*, 242.
- Kim, K. M.; Jeong, D. S.; Hwang, C. S. Nanofilamentary Resistive Switching in Binary Oxide System; A Review on the Present Status and Outlook. *Nanotechnology* **2011**, *22*, 254002.
- Yang, J. J.; Feng, M.; Matthew, D. P.; Douglas, A. A. O.; Duncan, R. S.; Chun Ning, L.; Williams, R. S. The Mechanism of Electroforming of Metal Oxide Memristive Switches. *Nanotechnology* **2009**, *20*, 215201.
- Dearnaley, G.; Stoneham, A. M.; Morgan, D. V. Electrical Phenomena in Amorphous Oxide Films. *Rep. Prog. Phys.* 1970, 33, 1129.
- Goux, L.; Lisoni, J. G.; Xin Peng, W.; Jurczak, M.; Wouters, D. J. Optimized Ni Oxidation in 80-nm Contact Holes for Integration of Forming-Free and Low-Power Ni/NiO/Ni Memory Cells. *IEEE Trans. Electron Devices* 2009, 56, 2363–2368.
- Jo, S. H.; Lu, W. CMOS Compatible Nanoscale Nonvolatile Resistance Switching Memory. *Nano Lett.* 2008, 8, 392–397.
- Bersuker, G.; Jeon, Y.; Huff, H. R. Degradation of Thin Oxides during Electrical Stress. *Microelectron. Reliab.* 2001, *41*, 1923–1931.



- McPherson, J.; Kim, J. Y.; Shanware, A.; Mogul, H. Thermochemical Description of Dielectric Breakdown in High Dielectric Constant Materials. *Appl. Phys. Lett.* 2003, *82*, 2121–2123.
- 34. Sze. S. M.; Kwok. K. N. *Physics of Semiconductor Devices*, 3rd ed.; John Wiley & Sons: New York, 2007.
- Yen-Ting, C.; Fowler, B.; Yanzhen, W.; Fei, X.; Fei, Z.; Yao-Feng, C.; Pai-Yu, C.; Lee, J. C. Tristate Operation in Resistive Switching of SiO<sub>2</sub> Thin Films. *IEEE Electron Device Lett.* 2012, 33, 1702–1704.
- Chang, Y.-F.; Chen, P.-Y.; Chen, Y.-T.; Xue, F.; Wang, Y.; Zhou, F.; Fowler, B.; Lee, J. C. Study of Polarity Effect in SiO<sub>x</sub>-Based Resistive Switching Memory. *Appl. Phys. Lett.* **2012**, *101*, 052111–4.
- Lee, M. J.; Seo, S.; Kim, D. C.; Ahn, S. E.; Seo, D. H.; Yoo, I. K.; Baek, I. G.; Kim, D. S.; Byun, I. S.; Kim, S. H.; *et al.* A Low-Temperature-Grown Oxide Diode as a New Switch Element for High-Density, Nonvolatile Memories. *Adv. Mater.* 2007, *19*, 73–76.
- Park, S.; Wang, G.; Cho, B.; Kim, Y.; Song, S.; Ji, Y.; Yoon, M.-H.; Lee, T. Flexible Molecular-Scale Electronic Devices. *Nat. Nanotechnol.* 2012, *7*, 438–442.
- Gergel-Hackett, N.; Tedesco, J. L.; Richter, C. A. Memristors with Flexible Electronic Applications. *Proc. IEEE* 2012, 100, 1971–1978.
- Seo, J. W.; Park, J.-W.; Lim, K. S.; Kang, S. J.; Hong, Y. H.; Yang, J. H.; Fang, L.; Sung, G. Y.; Kim, H.-K. Transparent Flexible Resistive Random Access Memory Fabricated at Room Temperature. *Appl. Phys. Lett.* **2009**, *95*, 133508–3.
- Guan, W.; Long, S.; Liu, Q.; Liu, M.; Wang, W. Nonpolar Nonvolatile Resistive Switching in Cu Doped ZrO<sub>2</sub>. *IEEE Electron Device Lett.* **2008**, *29*, 434–437.
- Yingtao, L.; Long, S.; Hangbing, L.; Liu, Q.; Wang, W.; Qin, W.; Zongliang, H.; Wang, Y.; Sen, Z.; Su, L.; Liu, M. Reset Instability in Reset Instability in Cu/ZrO2:Cu/Pt RRAM Device. *IEEE Electron Device Lett.* **2011**, *32*, 363–365.
- Choi, B. J.; Torrezan, A. C.; Norris, K. J.; Miao, F.; Strachan, J. P.; Zhang, M.-X.; Ohlberg, D. A. A.; Kobayashi, N. P.; Yang, J. J.; Williams, R. S. Electrical Performance and Scalability of Pt Dispersed SiO<sub>2</sub> Nanometallic Resistance Switch. *Nano Lett.* **2013**, *13*, 3213–3217.
- 44. Kim, G. H.; Lee, J. H.; Ahn, Y.; Jeon, W.; Song, S. J.; Seok, J. Y.; Yoon, J. H.; Yoon, K. J.; Park, T. J.; Hwang, C. S. 32 × 32 Crossbar Array Resistive Memory Composed of a Stacked Schottky Diode and Unipolar Resistive Memory. *Adv. Funct. Mater.* **2013**, *23*, 1440–1449.
- Alam, M. A.; Weir, B. E.; Silverman, P. J. A Study of Soft and Hard Breakdown - Part I: Analysis of Statistical Percolation Conductance. *IEEE Trans. Electron Devices* 2002, 49, 232–238.
- McPherson, J. W.; Mogul, H. C. Underlying Physics of the Thermochemical E Model in Describing Low-Field Time-Dependent Dielectric Breakdown in SiO<sub>2</sub> Thin Films. J. Appl. Phys. **1998**, 84, 1513–1523.
- McPherson, J. W.; Khamankar, R. B. Molecular Model for Intrinsic Time-Dependent Dielectric Breakdown in SiO<sub>2</sub> Dielectrics and the Reliability Implications for Hyper-Thin Gate Oxide. Semicond. Sci. Technol. 2000, 15, 462.
- Mehonic, A.; Cueff, S.; Wojdak, M.; Hudziak, S.; Jambois, O.; Labbe, C.; Garrido, B.; Rizk, R.; Kenyon, A. J. Resistive Switching in Silicon Suboxide Films. J. Appl. Phys. 2012, 111, 074507–9.
- Bersuker, G.; Gilmer, D. C.; Veksler, D.; Kirsch, P.; Vandelli, L.; Padovani, A.; Larcher, L.; McKenna, K.; Shluger, A.; Iglesias, V.; et al. Metal Oxide Resistive Memory Switching Mechanism Based on Conductive Filament Properties. J. Appl. Phys. 2011, 110, 124518–12.
- Sun, Z.; Raji, A.-R. O.; Zhu, Y.; Xiang, C.; Yan, Z.; Kittrell, C.; Samuel, E. L. G.; Tour, J. M. Large-Area Bernal-Stacked Bi-, Tri-, and Tetralayer Graphene. ACS Nano 2012, 6, 9790–9796.
- Wassei, J. K.; Mecklenburg, M.; Torres, J. A.; Fowler, J. D.; Regan, B. C.; Kaner, R. B.; Weiller, B. H. Chemical Vapor Deposition of Graphene on Copper from Methane, Ethane and Propane: Evidence for Bilayer Selectivity. *Small* **2012**, *8*, 1415–1422.

